ashby
Power Integrity Engineer
Etched
San Jose, USA
Full-time
Senior · 5+ years experience
Onsite
Discovered 1 weeks ago
Cadence AllegroSigrity PowerDCPowerSIOptimizePIAnsys SIwavePython
Free
Job Fit Check
Base Career helps you apply smarter for this job.
?%
Ready to ScanKey skills for this role
Cadence AllegroSigrity PowerDCPowerSI
Role Overview
We are looking for a Power Integrity (PI) Engineer to join our platform electrical engineering team. In this role, you will own the power integrity methodology for high-power PCB and system designs — from early architecture through final release — ensuring robust power delivery to high-performance ASICs and supporting components across all operating conditions.
Key Skills for This Role
Cadence AllegroSigrity PowerDCPowerSIOptimizePIAnsys SIwavePython
Full Job Posting
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference . Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
We are looking for a Power Integrity (PI) Engineer to join our platform electrical engineering team. In this role, you will own the power integrity methodology for high-power PCB and system designs — from early architecture through final release — ensuring robust power delivery to high-performance ASICs and supporting components across all operating conditions.
Key Responsibilities
- Perform pre- and post-layout PDN analysis for high-current ASIC power rails: target impedance profiling, decoupling capacitor selection and placement optimization, and plane resonance analysis.
- Execute DC IR-drop and current density simulations; define copper weight, plane shapes, via stitching, and layer allocation requirements for PCB designers.
- Conduct AC impedance analysis from VRM output through package and die, including ESR/ESL modeling of the full decoupling network.
- Develop and validate VRM models; analyze load transient response, AVP/load-line behavior, and multiphase converter performance against ASIC power specifications.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Etched
Physical Design Engineer - Flow & Methodologies
San Jose, USA
SeniorFull-time
Discovered 2 days agoView →
Core Engineering Intern
San Jose, USA
Discovered YesterdayInternship, Full Time
Lab Operations Intern
San Jose, USA
Discovered YesterdayInternship
PCB Hardware Validation Engineer
San Jose, USA
Discovered 2 days agoFull-time
Performance Characterization Engineer
San Jose, USA
Discovered 2 days agoFull-time
Design Verification Engineer - Interface IP
Austin, USA
Discovered 2 days agoFull-time
Physical Design Engineer - Flow & Methodologies
San Jose, USA
Discovered 2 days agoFull-time
Physical Design Engineer
Cupertino, USA
Discovered 1 weeks agoFull-time
RTL Design Engineer
Cupertino, USA
Discovered 1 weeks agoFull-time