Base Career helps you apply smarter for this job.
Key skills for this role
You will own functional verification of our custom AI accelerator's digital logic — writing testbenches, building verification environments, debugging waveforms, and driving coverage closure. You'll work in SystemVerilog and UVM with industry-standard simulators (Synopsys VCS, Cadence Xcelium) and waveform viewers (Synopsys Verdi). Your work ensures that the design is correct before tape-out — every bug you find in verification is a bug that doesn't cost millions to fix in silicon.
You will own functional verification of our custom AI accelerator's digital logic — writing testbenches, building verification environments, debugging waveforms, and driving coverage closure. You'll work in SystemVerilog and UVM with industry-standard simulators (Synopsys VCS, Cadence Xcelium) and waveform viewers (Synopsys Verdi). Your work ensures that the design is correct before tape-out — every bug you find in verification is a bug that doesn't cost millions to fix in silicon.
Build the UVM verification environment for the custom accelerator — develop the testbench architecture, constrained-random stimulus generators, scoreboards, and coverage models
Write directed and constrained-random tests targeting compute pipeline, NOC routing, memory subsystem, and control plane logic
Debug RTL mismatches using waveform analysis in Verdi/DVE — isolate root causes and file clear bug reports against the design team
Drive functional coverage closure — define coverage goals, track progress, identify verification holes
Develop assertion-based verification (SVA) monitors for protocol compliance (APB, AXI, SPI, JTAG interfaces)
Validate ISA-level correctness — ensure the LLVM backend's generated code executes correctly on the RTL design
Establish regression infrastructure — automated nightly runs, pass/fail reporting, coverage merging
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
, USA
, USA
, USA
, USA
, USA
, USA
, USA
, USA
SystemVerilog — expert-level proficiency in both RTL reading and verification constructs (classes, interfaces, constraints, covergroups). This is your primary language
UVM — you've built or significantly extended UVM environments. You understand agents, sequences, scoreboards, and the factory pattern
Logic simulation — hands-on experience with Synopsys VCS, Cadence Xcelium, or equivalent. You know how to debug simulation failures efficiently
Waveform debugging — proficient with Synopsys Verdi, Cadence SimVision, or equivalent. You can trace signal transitions through a multi-thousand-line design and isolate issues
Verification methodology — you understand coverage-driven verification, constrained-random testing, and know how to build a verification plan that catches real bugs
(Optional) Formal verification experience (property checking, model checking)
(Optional) SVA assertion writing for protocol and microarchitectural properties
(Optional) Coverage analysis and closure experience on a tape-out project
(Optional) Python or Tcl scripting for regression automation and log parsing
(Optional) RISC-V ISA familiarity (our control plane uses RISC-V)
(Optional) Experience verifying processor or accelerator designs specifically
DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.
Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.
DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.
Full compensation packages are based on candidate experience and relevant certifications.
Semiconductor startup building full-stack AI accelerators for frontier-scale large language model inference.
Visit company websiteJobs and hiring trendsUSD 200000-320000 yearly / year
Full-time
Senior
Onsite
Apply faster on company sites with our extension.