ashby
Advanced Packaging SI/PI Engineer
Etched
San Jose, USA
Full-time
Senior · 8+ years experience
Onsite
USD 150000-275000 yearly / year
Discovered 1 weeks ago
ANSYS HFSSSIwaveCadence SigrityKeysight ADS
Free
Job Fit Check
Base Career helps you apply smarter for this job.
?%
Ready to ScanKey skills for this role
ANSYS HFSSSIwaveCadence Sigrity
Role Overview
As a Signal & Power Integrity Engineer you will be responsible for the electrical performance of our AI accelerator platform across silicon, package, and board. The ideal candidate will have extensive experience with high-power package and board designs, robust power delivery networks, and high-speed signaling solutions in advanced packaging. You will work closely with silicon, package, platform, and system teams to co-design world-class platforms with OSAT and ODM partners. Intense focus on pushing what is possible in power delivery and high-speed signaling for our silicon.
Key Skills for This Role
ANSYS HFSSSIwaveCadence SigrityKeysight ADS
Full Job Posting
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference . Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
As a Signal & Power Integrity Engineer you will be responsible for the electrical performance of our AI accelerator platform across silicon, package, and board. The ideal candidate will have extensive experience with high-power package and board designs, robust power delivery networks, and high-speed signaling solutions in advanced packaging. You will work closely with silicon, package, platform, and system teams to co-design world-class platforms with OSAT and ODM partners. Intense focus on pushing what is possible in power delivery and high-speed signaling for our silicon.
Key Responsibilities
- SI/PI analysis of designs and optimization within 2D/2.5D/3D packages
- Close interaction with Package Layout Designers, ASIC PD and IP teams as well as Board Schematic/Layout/SI/PI teams to optimize the best electrical performance
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Etched
Physical Design Engineer - Flow & Methodologies
San Jose, USA
SeniorFull-time
Discovered 2 days agoView →
Core Engineering Intern
San Jose, USA
Discovered YesterdayInternship, Full Time
Lab Operations Intern
San Jose, USA
Discovered YesterdayInternship
PCB Hardware Validation Engineer
San Jose, USA
Discovered 2 days agoFull-time
Performance Characterization Engineer
San Jose, USA
Discovered 2 days agoFull-time
Design Verification Engineer - Interface IP
Austin, USA
Discovered 2 days agoFull-time
Physical Design Engineer - Flow & Methodologies
San Jose, USA
Discovered 2 days agoFull-time
Physical Design Engineer
Cupertino, USA
Discovered 1 weeks agoFull-time
RTL Design Engineer
Cupertino, USA
Discovered 1 weeks agoFull-time