Senior Engineer (Level 1)- FPGA Design

Principal Accountabilities * Familiar with FPGA/ASIC design cycle Design, Development, Simulation, Test & Debug, Verification & Validation for Embedded Data acquisitions applications *Perform FPGA/ASIC coding Development in languages like Verilog, VHDL, System Verilog

Job Complexity Job complexity may vary among jobs within this job level and will align with one of the job complexities listed below: (1) Incumbent has knowledge and experience in own discipline and may still be acquiring higher level knowledge and skills.

Incumbent builds knowledge of the organization, processes and customers, solves a range of straightforward problems, and analyzes possible solutions using standard procedures.

A moderate level of guidance and direction is provided. (2) Incumbent has extensive knowledge and experience in own discipline, possesses strong knowledge of the organization, processes and customers, solves a range of complex problems, and analyzes possible solutions using standard procedures.

Limited guidance and direction is provided.

Experience / Education Typically requires a 4 year degree and a minimum of 5 years of related experience; or an advanced degree without experience; or equivalent work experience.