lever
Photonics Layout and Design Automation Manager
Aeva
USA
Full-time
Senior · 5+ years experience
Onsite
USD 181300-245300 yearly / year
Discovered 1 weeks ago
Synopsys OptoDesigner/OptoCompilerLuceda Photonics
Free
Job Fit Check
Base Career helps you apply smarter for this job.
?%
Ready to ScanKey skills for this role
Synopsys OptoDesigner/OptoCompilerLuceda Photonics
Key Skills for This Role
Synopsys OptoDesigner/OptoCompilerLuceda Photonics
Full Job Posting
- Plan, drive and execute code-based layout activities to deliver on-time delivery of photonics p-cells, circuits and chipsets
- Hire and manage a team of photonics layout engineers with appropriate resource planning
- Actively manage photonic layout libraries and working across teams to deliver photonics layout with high level guidance from design
- Drive development activities including p-cell development, full circuit layout, schematic driven layout and design, physical verification, and library management.
- Drive and participate in design automation advancements to implement an integrated environment for photonics simulation and layout tools including establishing a road map for photonics design automation.
- Work cross-functionally with design, process, and test teams to develop CAD infrastructure that facilitate the compliance of DfX requirements and foundry design rules.
- Manage in-house photonic component model and layout libraries with proper revision control and regression tests.
- Continuously monitor quality escapes and deploy corrective actions with a proper root cause analysis.
- Hands-on code based photonics layout experience with the ability to step-in to the details as needed
- 2+ years of experience with managing or leading photonics layout teams
- 5+ years of photonic circuit layout and design automation experience, in a field of integrated photonics.
- Proficiency in one or more of the commercial software tools commonly used in photonics mask layout from Cadence (SKILL based), Synopsys OptoDesigner/OptoCompiler, Luceda Photonics, or similar.
- Comprehensive understanding of various areas of CAD developments encompassing p-cell development, layout automation, library management, physical verification, and code revision control including regression testing.
- Experience with the semiconductor fabrication process to understand design rules with the demonstrated expertise to transform designs into layout with high level instruction from design
- Experience with source code and library management
- Demonstrated ability to communicate project status in a clear and concise manner
- Strong communication and interpersonal skills, capable of working with cross-functional teams and stakeholders.
- Proven ability to work in a fast-paced and dynamic environment, managing multiple priorities and projects simultaneously.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Aeva
Senior State Estimation / Calibration Engineer _ Mountain View, CA
, USA
SeniorFull-time
Discovered 1 weeks agoView →
Optical Engineer
, USA
Discovered 1 weeks agoFull-time
Module Engineering Program Manager
, USA
Discovered 1 weeks agoFull-time
Senior State Estimation / Calibration Engineer _ Mountain View, CA
, USA
Discovered 1 weeks agoFull-time
Senior Perception Engineer
, USA
Discovered 1 weeks agoFull-time
Senior Manager, Test Engineering
, USA
Discovered 1 weeks agoFull-time
Lidar Verification and Validation Engineer
, USA
Discovered 1 weeks agoFull-time
Global Commodity Manager
, USA
Discovered 1 weeks agoFull-time
Manufacturing Technical Project Manager
, USA
Discovered 1 weeks agoFull-time