adp
Package Design Engineer | Semiconductor
Micross
Apopka, USA
Full-time
Senior · 8+ years experience
Onsite
Discovered 1 weeks ago
Cadence Allegro Package Designer Plus (APD+)Celsius PowerDCSigrity Advanced SI IISigrity Advanced PI IIAWRMomentum
Free
Job Fit Check
Base Career helps you apply smarter for this job.
?%
Ready to ScanKey skills for this role
Cadence Allegro Package Designer Plus (APD+)Celsius PowerDCSigrity Advanced SI II
Key Skills for This Role
Cadence Allegro Package Designer Plus (APD+)Celsius PowerDCSigrity Advanced SI IISigrity Advanced PI IIAWRMomentum
Full Job Posting
Essential Duties and Responsibilities
- The primarily responsible for design of advanced semiconductor packages, including both ceramic and organic substrates, including layout, parasitic extraction, and optimization
- Work with IC design, system design, package Signal Integrity (SI)/Power Integrity (PI) & thermal engineering teams to design custom interposer and substrates
- Work with SoC design teams to optimize die floorplan, bump patterns and interposer / substrate stack up
- Work with IC design team to define IC package requirements
- Design package layout using standard CAD tools
- Extract package parasitics and conduct PI/SI analysis
- Documentation and release in appropriate archival system
Preferred Knowledge, Skills, And Abilities
- Layout:
- Allegro Package Designer Plus (APD+) tools for designing the package and generating artwork for fabrication.
- Analysis:
- Celsius PowerDC (IR Drop)
- Sigrity Advanced SI II: Analysis tools for Signal integrity of parallel busses (DDRx) and serial links (PCIe Gen x), including Package and PCB effects
- Sigrity Advanced PI II: Power Integrity tools (IR drop, Impedance Profile, capacitor optimization) including Package and PCB effects
- RF / Microwave Design
- AWR, Momentum and HFSS Software Circuit, system, and EM simulation for RF/microwave product development
Qualifications
- Bachelors degree in Electrical Engineering, Mechanical Engineering, or other semiconductor packaging related discipline.
- 8 to 10 years of experience in semiconductor packaging design, modeling, and simulations
- Strong authority on Cadence Allegro Package Designer Plus (APD+)
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Micross
Facilities/ Engineer Tech, 2nd Shift
Durham, USA
Discovered 1 weeks agoFull-time
Product Engineer
San Jose, USA
Discovered 1 weeks agoFull-time
Sr. Cost Accountant
San Jose, USA
Discovered 1 weeks agoFull-time
First Shift Operator
Manchester, USA
Discovered 1 weeks agoFull Time, Part Time
Test Engineer I
San Jose, USA
Discovered 1 weeks agoFull-time
Sr. Electrical Engineer
San Jose, USA
Discovered 1 weeks agoFull-time
Inside Sales Representative
Durham, USA
Discovered 1 weeks agoFull-time
Material Buyer / Planner
San Jose, USA
Discovered 1 weeks agoFull-time