{bc}
    ASIC Engineering Technical Leader | RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification) | Exp - 12+ years at Cisco — Bengaluru, IND | Base Career | Base Career