{bc}
    ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune) at Cisco — Pune, IND | Base Career | Base Career