{bc}
Apply
company_site

ASIC Engineer, Design Verification

Meta
Sunnyvale, USA
Full-time
Senior · 8+ years experience
Onsite
USD 178000-250000 yearly / year
Discovered 1 weeks ago
SystemVerilogUVMOVMCC++Python
Free

Job Fit Check

Base Career helps you apply smarter for this job.

?%
Ready to Scan

Key skills for this role

SystemVerilogUVMOVM
Smart Apply

Full Job Posting

Responsibilities

  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Minimum Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Preferred Qualifications

  • Experience with compute and/or memory subsystem and/or collective functional and performance verification
  • Experience with verification of ARM/RISC-V/GPU based sub-systems or SoCs
  • Experience in development of UVM based verification environments from scratch
  • Prior experience with fullchip or package-level integration projects
  • Experience working across and building relationships with cross-functional design, model and emulation teams
  • Familiarity with host and system-level concepts for functional verification
  • Experience with chiplet based architectures and package-level integration verification

Compensation

  • $178,000/year - $250,000/year; Country: US; Bonus eligible; Equity eligible

Apply for this job in 1 click

Skip the repetitive application forms

Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.

Sarah M.James T.Maya R.

Trusted by over 500,000 job seekers on Base Career

Start Free Today

More from this employer

More jobs at Meta

Executive Support Engineer

Sydney, AUS

Discovered TodayFull-time

Security Program Manager, Exam and Audit

London, GBR

Discovered TodayFull-time

Critical Facility Associate

Papillion, USA

Discovered TodayFull-time

Data Center Lead - Houston

Houston, USA

Discovered TodayFull-time

Data Center Lead- PNB

Papillion, USA

Discovered TodayFull-time

Data Center Technician

Papillion, USA

Discovered TodayFull-time

Product Manager, Agent Enablement

London, GBR

Discovered TodayFull-time

Technical Program Manager

Redmond, USA

Discovered TodayFull-time