Sr. Manager CPU Verification

ADVANCE YOUR CAREER.

ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges.

From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward.

Join us and, together, we’ll advance your career.

Senior Manager, CPU Verification THE ROLE: Person will be part of next generation CPU Cores Verification team.

The role will require the candidate to understand and work on all aspects of VLSI development from CPU micro architecture verification, front end verification.

Requires strong hands-on IP design verification experience and knowledge of all facets of the IP design process and a good understanding of verification concepts.

Minimum 15+ years of solid experience in IP design verification.

Developing stimulus, asm based directed tests and exerciser stimulus to verify different complex CPU design features.

In depth understanding of CPU core micro-architecture designs, Cache design, cache verification, pipeline, Power Management aspects and Microprocessors is required Ability to review top level test plans Needs to makes effective and timely decisions, even with incomplete information.

Should possess a strong understanding of a particular technical area and accumulated significant experience in this area and other related areas.

Provides direction, mentoring, and leadership to a small to medium sized groups.

Should possess strong communication and leadership skills to ensure effective communication with Program KEY RESPONSIBILITIES: Lead the team performing Core IP verification for functional, power, and performance aspects with simulation and hardware emulation environments.

Work in close collaboration with the front end design and physical design teams on the various IP verification efforts Interact with a wide variety of internal and external design verification development teams, DV methodology, and Silicon IP and tool vendors.