Senior Strategic Partnerships Manager, Silicon 3PIP
Job Fit Check
Base Career helps you apply smarter for this job.
Full Job Posting
Responsibilities
- Drive third-party intellectual property (3PIP) and EDA partner engagements with lead Industry partners.
- Lead contract process from start to finish including negotiating agreements, financial terms, agreement timelines, amendments and (statements of work) SoWs.
- Manage suppliers on an ongoing basis with agreed upon key performance indicators (KPIs).
- Evaluate new supplier engagement opportunities and provide recommendations to the management team. Communicate and collaborate with a broad range of cross-functional constituents (product, engineering, marketing, finance, sales, legal).
- Build, maintain and evolve relationships with a variety of internal and external stakeholders.
- - Drive third-party intellectual property (3PIP) and EDA partner engagements with lead Industry partners. - Lead contract process from start to finish including negotiating agreements, financial terms, agreement timelines, amendments and (statements of work) SoWs. - Manage suppliers on an ongoing basis with agreed upon key performance indicators (KPIs). - Evaluate new supplier engagement opportunities and provide recommendations to the management team. Communicate and collaborate with a broad range of cross-functional constituents (product, engineering, marketing, finance, sales, legal). - Build, maintain and evolve relationships with a variety of internal and external stakeholders.
Minimum qualifications:
Bachelor's degree or equivalent practical experience.
10 years of experience in the semiconductor space in IP, EDA, design, verification, product management,program management, partnership, etc.
Preferred qualifications:
10 years of semiconductor experience in the 3PIP management.
Demonstrated experience in driving 3PIP leadership with complex, cross-functional deliverables.
Demonstrated experience in driving 3PIP leadership with complex, cross-functional deliverables. Solid tolerance for ambiguity, engaging and delivering results.
Solid understanding of product and technology development processes and strategies and working knowledge of one or more of the major EDA and IP platforms.
Excellent collaborator across multiple business units and engineering to align and execute deliverables.
Qualifications
- Minimum qualifications: - Bachelor's degree or equivalent practical experience. - 10 years of experience in the semiconductor space in IP, EDA, design, verification, product management,program management, partnership, etc. Preferred qualifications: - 10 years of semiconductor experience in the 3PIP management. - Demonstrated experience in driving 3PIP leadership with complex, cross-functional deliverables. - Demonstrated experience in driving 3PIP leadership with complex, cross-functional deliverables. Solid tolerance for ambiguity, engaging and delivering results. - Solid understanding of product and technology development processes and strategies and working knowledge of one or more of the major EDA and IP platforms. - Excellent collaborator across multiple business units and engineering to align and execute deliverables.
About Google
Technology company specializing in search, advertising, cloud computing, and AI
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Google
Principal Engineer, Resource Optimization and Fleet Logic
Thornton, USA
Software Engineer III, Infrastructure, Google Cloud Performance
New York City, USA
Staff Software Engineer, Google Cloud Compute
Sunnyvale, USA
Software Engineer III, Infrastructure, Telemetry Router
Pittsburgh, USA
Staff Hardware/Software Systems Architect, Silicon
Mountain View, USA
Software Engineer III, Infrastructure, Google Workspace
Sunnyvale, USA
Strategic Negotiator, Data Center Leasing and Investments
San Francisco, USA
Senior CPU RTL Design Engineer
Mountain View, USA
