eightfold
Senior Software Engineer — RISC-V Instruction Set Simulator
Qualcomm Technologies, Inc.
Cupertino, USA
Full-time
Mid Level
Onsite
USD 167100-250700 yearly
Discovered 1 weeks ago
Free
Job Fit Check
Base Career helps you apply smarter for this job.
?%
Ready to ScanRole Overview
We are building a high-performance, production-grade RISC-V Instruction Set Simulator (ISS) that serves as the golden reference model for a family of next-generation 64-bit RISC-V processors.
The ISS is a key component of our verification flow: it drives co-simulation against RTL, powers random test generation, and gives software teams a fast, accurate platform to develop and debug pre-silicon firmware.
The work is at the intersection of computer architecture, systems software, and verification engineering — writing the kind of C++ that has to be both correct to the bit and fast enough to run long-running benchmarks and boot Linux.
Full Job Posting
About The Role
We are building a high-performance, production-grade RISC-V Instruction Set Simulator (ISS) that serves as the golden reference model for a family of next-generation 64-bit RISC-V processors.
The ISS is a key component of our verification flow: it drives co-simulation against RTL, powers random test generation, and gives software teams a fast, accurate platform to develop and debug pre-silicon firmware.
The work is at the intersection of computer architecture, systems software, and verification engineering — writing the kind of C++ that has to be both correct to the bit and fast enough to run long-running benchmarks and boot Linux.
What You'Ll Work On
- Implement the ISA: Translate RISC-V specification chapters into working C++ code. We cover a wide range of extensions: integer, floating-point, vector, bit manipulation, security features, interrupt handling, and more.
- Simulation correctness: Help maintain the fetch/decode/execute engine, memory protection, virtual memory, and privilege-level logic that make the simulator a trustworthy reference.
- Co-simulation: Work on the harness that runs the ISS alongside RTL and flags any differences, one instruction at a time.
- Testing: Write targeted unit tests that exercise individual features and compare against expected results derived from the RISC-V spec.
- Developer tooling: Contribute to and maintain a large collection of simulator extensions and utilities that help the user community be more productive.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Qualcomm Technologies, Inc.
RISCV CPU Systems Architecture/RTL Engineer – Senior Level
Santa Clara, USA
SeniorFull-time
Discovered 1 weeks agoView →
Director of Engineering for ML hardware design & Architecture
San Diego, USA
SeniorFull-time
Discovered 1 weeks agoView →
GPU Research Engineer- AI (San Diego / Boxborough )
San Diego, USA
EntryFull-time
Discovered 1 weeks agoView →
GPU Power Systems Engineer
San Diego, USA
Discovered 1 weeks agoFull-time
Engineering Technician
Boxborough, USA
Discovered 1 weeks agoFull-time
RISCV CPU Systems Architecture/RTL Engineer – Senior Level
Santa Clara, USA
Discovered 1 weeks agoFull-time
CPU Systems Architect – Senior Level
Santa Clara, USA
Discovered 1 weeks agoFull-time
Director of Engineering for ML hardware design & Architecture
San Diego, USA
Discovered 1 weeks agoFull-time
Graphics ASICS Hardware Design Engineer
San Diego, USA
Discovered 1 weeks agoFull-time
CAD and PPA Methodology Engineer
San Diego, USA
Discovered 1 weeks agoFull-time
GPU Research Engineer- AI (San Diego / Boxborough )
San Diego, USA
Discovered 1 weeks agoFull-time