Principle Engineer - SoC Design Verification

Job Title: Principal DV Engineer / Senior DV Engineer

Location: [Pune, India ]

We are seeking a highly experienced Design Verification (DV) with 10+ years of expertise to lead verification strategy and execution for complex SoCs.

The ideal candidate will have deep knowledge of ARM-based microcontrollers, low-power design verification, and experience with multiple interfaces and security IPs.

This is a hands-on role requiring strong technical skills, leadership, and collaboration in a fast-paced environment.

• Define and own SoC-level and IP-level verification strategy, methodology, and coverage goals.
• Hands-on work:
• Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
• Responsible for developing, debugging and running UVM based verification environment for RTL/netlist simulation.
• Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage
• Drive DV closure on diverse IPs and subsystems, ensuring maximum coverage and quality.
• Familiar with both SoC-level and IP-level verification environments.
• Guide the team in developing and improving flows for maximum reuse and efficiency.
• Mentor team members while actively collaborating with design teams for issue resolution and sign-off.
• Ensure compliance with functional safety/security requirements.

• Experience: 10+ years in SoC/IP verification with successful tape-outs of multiple SoCs.