Principal Engineer, Subsystem CoE Emulation

• Lead the development of complex SoC emulation models , including design

integration, environment setup, compilation, and debug across industry-leading platforms

(e.g., Veloce, ZeBu, Palladium).

• Drive emulation bring-up activities , including clock/reset sequencing, firmware boot,

and system validation using pre-silicon hardware models.

• Create and execute emulation test plans to support verification , performance

analysis, software development, and system validation needs across multiple teams.

• Collaborate closely with RTL design, verification, and firmware teams to define

requirements, develop accurate hardware models, and ensure seamless integration into

the emulation environment.

• Debug complex SoC and subsystem issues across RTL , firmware, emulation

platforms, and toolchain interactions.

• Optimize emulation performance , including model partitioning, timing, and runtime

efficiency.

• Automate flows and improve productivity through scripting (Python, Perl, Tcl, shell)

and tooling enhancements.

• Interface with EDA vendors (Synopsys, Cadence, Siemens) to evaluate tool

capabilities, resolve technical issues, and drive feature improvements.

• Define and execute emulation strategy for complex SoCs across multiple subsystems

( Boot, Security, PCIe, CXL, DDR, HBM, USB, Ethernet, and peripherals )

• Develop and drive subsystem-level and full-chip emulation test plans

• Enable pre-silicon validation of firmware, boot flows, and security features

• Collaborate with cross-functional teams to bring up and debug: o PCIe / CXL link and protocol issues

o DDR / HBM initialization and performance validation

o Ethernet and USB 3.0 integration

o Low-speed peripheral functionality (SPI, I2C, UART)

• Enable firmware and software teams by providing stable and scalable emulation

environments

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.