eightfold
CPU Server Physical Design Timing Engineer
Qualcomm Technologies, Inc.
Santa Clara, USA
Full-time
Senior Level
Onsite
USD 167100-250700 yearly
Discovered 1 weeks ago
Free
Job Fit Check
Base Career helps you apply smarter for this job.
?%
Ready to ScanRole Overview
In this role you will have the opportunity to define, develop and drive CPU timing closure for Oryon CPU Cores.
As a CPU Physical Design Timing Engineer, you will work with microarchitecture and RTL design team to develop timing constraints, drive implementation of the designs to meet aggressive power, area and performance goals using industry standard tools/flows.
One of your primary responsibilities will lie in coding scripts used with STA native tools and also useful in enabling CPU timing infrastructure and methodology impacting multiple CPU projects in Qualcomm.
You will have the opportunity to collaborate with Qualcomm central timing technology & methodology team and also interact with CPU implementation team to drive PPA goals of CPU.
You will have the opportunity to carve out a strong professional growth path working on industry leading technology nodes N2/N3.
Full Job Posting
General Summary
NUVIA is now part of Qualcomm.
Our mission is to reimagine silicon and create computing platforms that will transform the industry.
You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability.
About The Role
In this role you will have the opportunity to define, develop and drive CPU timing closure for Oryon CPU Cores.
As a CPU Physical Design Timing Engineer, you will work with microarchitecture and RTL design team to develop timing constraints, drive implementation of the designs to meet aggressive power, area and performance goals using industry standard tools/flows.
One of your primary responsibilities will lie in coding scripts used with STA native tools and also useful in enabling CPU timing infrastructure and methodology impacting multiple CPU projects in Qualcomm.
You will have the opportunity to collaborate with Qualcomm central timing technology & methodology team and also interact with CPU implementation team to drive PPA goals of CPU.
You will have the opportunity to carve out a strong professional growth path working on industry leading technology nodes N2/N3.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Qualcomm Technologies, Inc.
RISCV CPU Systems Architecture/RTL Engineer – Senior Level
Santa Clara, USA
SeniorFull-time
Discovered 1 weeks agoView →
Director of Engineering for ML hardware design & Architecture
San Diego, USA
SeniorFull-time
Discovered 1 weeks agoView →
GPU Research Engineer- AI (San Diego / Boxborough )
San Diego, USA
EntryFull-time
Discovered 1 weeks agoView →
GPU Power Systems Engineer
San Diego, USA
Discovered 1 weeks agoFull-time
Engineering Technician
Boxborough, USA
Discovered 1 weeks agoFull-time
RISCV CPU Systems Architecture/RTL Engineer – Senior Level
Santa Clara, USA
Discovered 1 weeks agoFull-time
CPU Systems Architect – Senior Level
Santa Clara, USA
Discovered 1 weeks agoFull-time
Director of Engineering for ML hardware design & Architecture
San Diego, USA
Discovered 1 weeks agoFull-time
Graphics ASICS Hardware Design Engineer
San Diego, USA
Discovered 1 weeks agoFull-time
CAD and PPA Methodology Engineer
San Diego, USA
Discovered 1 weeks agoFull-time
GPU Research Engineer- AI (San Diego / Boxborough )
San Diego, USA
Discovered 1 weeks agoFull-time