Base Career helps you apply smarter for this job.
Key skills for this role
MatX's mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Silicon Physical Design Engineers will be responsible for developing performant and functionally correct silicon for MatX products across compute, memory management, high-speed connectivity, and other key technologies in leading-edge process nodes.
Contribute to MatX’s Physical Design methodology to achieve a scalable solution across block, subsystem, and fullchip designs from RTL to GDSII
Own entire subsystems or subsets and/or chip-level Physical Design deliverables including but not limited to: construction (partitioning, floorplanning, synthesis, place & route, clocking) and sign-off (equivalency, extraction, timing, power estimation, EMIR, physical verification)
Plan and drive intermediate and sign-off reviews. Report execution progress towards various silicon milestones including design freeze and tapeout
Work closely with the Design, DFT, and other Physical Design co-owners of the subsystem/block in question to deliver best-in-class Performance-Power-Area results
Bachelor of Science in Electrical Engineering or equivalent
Minimum 8 years of industry experience in ASIC Physical Design
Great interpersonal and communication skills
Strong proficiency in programming languages such as Perl, Python, and TCL
Expertise driving Physical Design construction and sign-off for blocks, subsystems, and/or fullchip from early RTL to production silicon
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
, USA
, USA
, USA
, USA
, USA
, USA
, USA
, USA
, USA
Experience collaborating with Design, Verification, and DFT teams to structure, partition, and optimize designs for PPA through sign-off
8 years of industry experience in ASIC Physical Design
Experience working with third-party Design Services partners
AI semiconductor company designing high-throughput chips for large language models and frontier AI labs.
Visit company websiteJobs and hiring trendsUSD 120000-475000 yearly / year
Full-time
Senior · 8+ years experience
Hybrid
Apply faster on company sites with our extension.