ASIC Digital Design Verification, Sr Staff Engineer-18397

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

An enthusiastic and detail-oriented ASIC Digital Design Verification Engineer with a passion for cutting-edge technology and a penchant for solving complex problems. You thrive in a collaborative environment and are adept at translating high-level requirements into robust and efficient designs. Your expertise, coupled with your strong understanding of digital design and verification methodologies, makes you an invaluable asset to any project. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges, and delivering innovative solutions. You are proactive, with excellent communication skills that enable you to work effectively with cross-functional teams. Your ability to adapt quickly to new challenges and technologies ensures that you remain at the forefront of industry advancements.

What You’ll Be Doing:

Designing and implementing verification environments to ensure the correctness of Interface IP protocols.

Collaborating with design and architecture teams to identify and fix bugs.

Performing all task related to verifying a complex digital IP including detailed test plans, functional coverage analysis and driving coverage closure.

Mentoring and guiding junior verification engineers in best practices and methodologies.

Conducting design and verification reviews and providing constructive feedback to improve overall quality and functionality.

Documenting design specifications, test plans, and verification reports.

Proficiency in System Verilog, UVM, SVA, and other verification techniques.

Strong understanding of digital design and verification concepts.